Abstract-There are many advantages of the cascaded multilevel inverter such as low voltage stress for each switching device and higher power quality. One of the drawbacks for this type of inverter is the series switching of the cells it used in its operation. In order to properly operate, all switches must be operational; failure of only one of the switches will result in the failure of the inverter operation. This can be clearly seen in the case of cascaded H-bridge multilevel inverter and other topologies derived from it. In this paper a series cascaded cells taps-based multilevel inverter topology with a minimum number of switching devices and driver circuits needed is discussed. The voltage taps-based topology also needs to turn on only three switching devices at any operation time for any output voltage level configurations. The failure of one of the switches on this topology does not cause total malfunction of the inverter, instead it only causes voltage notches to form on the resulting sine wave output. The notch effect is verified by the experimental results of a prototype single phase 41-level inverter.
I. INTRODUCTION
Inverter is one of the most popular power electronics devices in the world nowadays. The inverters can be found utilized in three main categories of power applications; power supply, motor drives and active filters [1] . Among the many types of inverters, the multilevel inverter is fast emerging as a popular choice in many industrial applications, from oil and gas, power plant to power quality devices [2] - [3] .
The staircase output waveform produced by multilevel inverter helps to reduce lower level harmonics while improving power quality. Compared with two-level inverter that uses high frequency switching as in the case of PWM technique -the staircase waveform quality means that the output voltage is generated with very low distortion, reduced dv/dt stress and also electromagnetic compatibility (EMC); smaller common mode (CM) voltage therefore reduce the stress on the bearings of a motor connected to a multilevel inverter; and low distortion in input current drawn by the multilevel inverter [4] - [9] . Other advantages are the number of possible output voltage levels is more than twice the number of dc sources [4] and the higher number dc sources or cells are used, the blocking voltage (OFF voltage) requirement of each power switches become smaller -allowing a lower voltage rating power switches used.
II. CASCADED MULTILEVEL INVERTER TOPOLOGIES
The cascaded H-bridge multilevel inverter consists of several DC sources or cells each connected to a single-phase full-bridge or H-bridge inverter [3] - [6] as shown in Figure 1 . Each full-bridge can generate three levels of voltage output, +V dc , 0 and -V dc respectively.
There are various cascaded multilevel inverter designs with reduced number of switches. As an example, Babaei and Hosseini [10] proposed a cascaded multilevel inverter topology that is effectively reduces almost half the number of switches used compared with the conventional cascaded Hbridge multilevel inverter topology (see Figure 2 ).
Other topologies [11] - [14] also successfully show reduction of the number of switches used compared to conventional cascaded H-bridge multilevel inverter, but in terms of the number of conducting switches during operation, as shown by Ahmed et al [11] , it varies according to the output voltage level produced at certain times of the inverter operation. Figure 3 shows the series cells taps-based multilevel inverter topology [15] . The taps-based multilevel inverter topology exhibits similar characteristics with the cascaded Hbridge multilevel inverter topology -it has modular structure and can be easily implemented through a series of identical units [16] . [10] For an 11-level inverter with 5 dc cells, a total of 10 switches used to construct the inverter, with only 3 switches turned on at any time of operation. If the new topology used to build a 21-level inverter with 10 dc cells, 15 switches are used in the design with only 3 switches turned on at any time of inverter operation. To build a 41-level inverter with 20 dc cells using the taps-based topology, only 25 switches needed, again with only 3 switches turned on at any time of inverter operation. Compared with other topologies discussed before, the taps-based topology has fewer switches used, and also regardless of the size of the inverter, the number of conducting switches is constantly maintained with only 3 switches turned on at any time of operation. 
III. THE EFFECTS OF SWITCH FAILURE
In the cascaded H-bridge topology and other topologies derived with similar operational concept, the failure of one of the switches will result in the failure of the whole inverter operation. This is because, the switches need to act together at all time to form the series connection of the cells in the inverter in order for the inverter to form the desired staircase waveform. However, in the taps-based multilevel inverter in Figure 3 , the way the switches are connected means that the failure of any switch in the main switching circuit (other than the output H-bridge four switches) will not have any catastrophic effects on the output waveform. Instead it only leaves voltage notches (two notches in a half-wave cycle for every switch malfunction), which can keep the inverter functioning given the number of malfunction switches does not cause voltage notches that exceed the limits set by IEEE Std 519-1992. 
IV. EXPERIMENTAL RESULTS
To verify the effect of switch failure on the taps-based multilevel inverter topology, a 41-level cascaded inverter based on the voltage taps-based multilevel inverter topology is tested experimentally.
A prototype of the 41-level multilevel inverter based on the taps-based multilevel inverter topology as shown in Figure  3 is built. The switching device used as the output voltage level switches, reverse current switches and the H-bridge switches in the prototype inverter is n-channel MOSFET FQP22N30. The gate driver used to drive the MOSFETs is an optocoupler MOSFET driver, VO3150A, while the reverse voltage blocking diode is ultrafast diode UF5404. The switching control pulses are provided by Cyclone II FPGA EP2C20F484C7 with the main source of control pulse coming from a 50MHz oscillator circuit. The inverter circuit is powered by 20 cascaded dc cells with the voltage output of 8V each. The prototype inverter produces a sinusoidal voltage output with 160V peak voltage and 400Hz fundamental frequency.
The inverter first set with all switches properly functioning. Then switch no. 15 is intentionally disabled to create the effect of a switch failure (open contact) in the multilevel inverter. The result is shown in Figure 4 . As the notch voltage analysis is usually done with a half-wave measurement, the output is measured at V O terminals instead of at the load, V L .
The result in Figure 4b shows that with a single switch is malfunctioned, two voltage notches is created on every halfwave cycles of the inverter output. The voltage notch depth and notch area are calculated (see Figure 5 ) [17] - [18] . The notch occurs at output voltage 120V with a notch depth, d, of 60V. The notch width, t, is 29 s. The notch depth percentage is then can be calculated by using the following formula A voltage notch result and analysis of a voltage-taps multilevel inverter topology has been presented. The inverter topology shows the ability to continue operating even with a switch failure within its main multilevel voltage circuit without any catastrophic consequences on the output waveform. The analysis shows that for a single switch failure the notch depth is 50%, on par with the limit set for the distortion limit for a dedicated system according to the IEEE Std 519-1992. While the notch area of 1,740 voltmicroseconds is well below the limits for special applications category (see Table 1 ). Definition of notch depth and notch area [17] - [18] 
